matrix.inc
author Tero Marttila <terom@fixme.fi>
Tue, 26 Jul 2011 22:43:41 +0300
changeset 40 3803c0b40a9c
parent 33 0d0309787be3
child 34 4646abd073fb
permissions -rw-r--r--
docs: own dmx writeup
33
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     1
;; LED Matrix driver
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     2
;;
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     3
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     4
.set MATRIX_DDR = DDRB
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     5
.set MATRIX_PORT = PORTB
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     6
.set MATRIX_OE = PORTB1		; Output Enable, active low, externally pulled high
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     7
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     8
.dseg
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
     9
.set MATRIX_COLS = 8		; number of columns
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    10
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    11
matrix_colbit:	.byte 1					; column bit
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    12
matrix_rowbuf:	.byte MATRIX_COLS		; row bitmask by column
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    13
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    14
.cseg
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    15
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    16
;; Normalize the outputs, enable the matrix, an set up buffers
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    17
Matrix_Init:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    18
    ; Setup ENable port
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    19
        sbi         MATRIX_PORT, MATRIX_OE	; high -> disabled
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    20
        sbi         MATRIX_DDR, MATRIX_OE	; out
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    21
 
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    22
	; blank hardware
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    23
		ldi			r16, 0
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    24
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    25
		sts			spi_outbuf + 0, r16		; column sinks
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    26
		sts			spi_outbuf + 1, r16		; row drivers
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    27
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    28
	; write out
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    29
		rcall		SPI_SendRecv
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    30
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    31
	; enable
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    32
		cbi			MATRIX_PORT, MATRIX_OE	; low -> enabled
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    33
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    34
	; init buffers
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    35
		ldi			r16, 0b1
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    36
		sts			matrix_colbit, r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    37
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    38
		ldi			r16, 0
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    39
		ldi			r17, MATRIX_COLS
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    40
		ldi			YL, low(matrix_rowbuf)
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    41
		ldi			YH, high(matrix_rowbuf)
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    42
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    43
m_init_mzero:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    44
		st			Y+, r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    45
		
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    46
		; loop until zero
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    47
		dec			r17
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    48
		brne		m_init_mzero
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    49
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    50
	; Use Timer0, 32k cycles -> 500Hz scan rate
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    51
		ldi			r16, 32
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    52
		rcall		Timer0_Start
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    53
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    54
	; done
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    55
		ret
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    56
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    57
;; Scan the next column
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    58
;;  Interrupt-driven
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    59
Matrix_ScanCol:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    60
	; Column bit
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    61
		; load
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    62
		lds			r16, matrix_colbit
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    63
	
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    64
		; start packet
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    65
        cbi         SPI_PORT, SPI_SS
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    66
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    67
		; output
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    68
		out			SPDR, r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    69
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    70
	; Compute col index
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    71
		ldi			r17, 0
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    72
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    73
m_sc_colidx:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    74
		; shift
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    75
		lsr			r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    76
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    77
		; done if we shifted the bit out
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    78
		brcs		m_sc_row
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    79
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    80
		; count shifts
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    81
		inc			r17
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    82
		rjmp		m_sc_colidx
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    83
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    84
m_sc_row:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    85
	; Row mask
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    86
		; base
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    87
		ldi			XL, low(matrix_rowbuf)
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    88
		ldi			XH, high(matrix_rowbuf)
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    89
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    90
		; offset
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    91
		ldi			r18, 0
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    92
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    93
		add			XL, r17
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    94
		adc			XH, r18
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    95
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    96
		; load
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    97
		ld			r16, X
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    98
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
    99
		; output
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   100
		rcall		SPI_Wait
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   101
		out			SPDR, r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   102
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   103
	; Update col bit
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   104
		lds			r16, matrix_colbit
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   105
	
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   106
		; shift left
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   107
		lsl			r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   108
		brcc		m_sc_colout
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   109
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   110
		; overflow, take bit from C
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   111
		rol			r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   112
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   113
m_sc_colout:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   114
		; store
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   115
		sts			matrix_colbit, r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   116
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   117
	; End of packet
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   118
		rcall		SPI_Wait
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   119
        sbi         SPI_PORT, SPI_SS
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   120
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   121
	; Done
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   122
		ret
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   123
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   124
;; Scan the matrix once in one go
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   125
Matrix_ScanFull:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   126
	; Row index
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   127
		ldi			ZL, low(matrix_rowbuf)
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   128
		ldi			ZH, high(matrix_rowbuf)
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   129
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   130
	; Column bit
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   131
		ldi			r25, 0
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   132
		sec								; set C
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   133
		
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   134
m_pulse_col:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   135
		; rotate bit left from C
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   136
		rol			r25
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   137
		
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   138
		; overflow
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   139
		brcs		m_pulse_end
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   140
		
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   141
		; store in output buffer
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   142
		sts			spi_outbuf + 1, r25
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   143
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   144
	; Row mask
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   145
		ld			r16, Z+
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   146
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   147
		sts			spi_outbuf + 0, r16
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   148
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   149
	; Display
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   150
		rcall		SPI_SendRecv
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   151
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   152
	; Next column
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   153
		rjmp		m_pulse_col
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   154
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   155
m_pulse_end:
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   156
	; Done
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   157
		ret
0d0309787be3 Working matrix scan
Tero Marttila <terom@fixme.fi>
parents:
diff changeset
   158